



8		7		6		5		4		3		2		1	
J95 MLB SKL EMERALD												REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
															2015-02-12
LAST_MODIFICATION=Thu Feb 12 14:48:08 2015															
D	PAGE	<CSA>	CONTENTS	SYNC	DATE	PAGE	<CSA>	CONTENTS	SYNC	DATE					
	1	1	SCHEM,K72,MLB ULTIMATE	jerrychow_skl	12/12/2014	61	70	CPU & CHIPSET: CPU CORE VR	samihan_mlb_skl	01/30/2015					
	2	2	BOM Configuration	jerrychow_skl	12/12/2014	62	71	CPU & CHIPSET: CPU CORE VR (VCC)	samihan_mlb_skl	01/30/2015					
	3	3	DEBUG: LEDs	samihan_mlb_skl	01/30/2015	63	72	CPU & CHIPSET: CPU CORE VR (VCCGT)	samihan_mlb_skl	01/30/2015					
	4	4	MECHANICAL: Holes/PD parts	samihan_mlb_skl	01/30/2015	64	73	CPU & CHIPSET: CPU VDDQ VR	samihan_mlb_skl	01/30/2015					
	5	5	CPU & CHIPSET: CPU DMI/PEG/FDI/RSVD	samihan_mlb_skl	01/30/2015	65	75	CPU & CHIPSET: CPU VCCIO VR	samihan_mlb_skl	01/30/2015					
	6	6	CPU & CHIPSET: CPU Clock/Misc/JTAG/CFG	samihan_mlb_skl	01/30/2015	66	76	PLATFORM POWER: 3.3V S5/5V S4 VR	samihan_mlb_skl	01/30/2015					
	7	7	CPU & CHIPSET: DDR3L Interfaces	samihan_mlb_skl	01/30/2015	67	77	CPU & CHIPSET: PCH IVO VR	samihan_mlb_skl	01/30/2015					
	8	8	CPU & CHIPSET: CPU Power	samihan_mlb_skl	01/30/2015	68	78	CPU & CHIPSET: CPU CORE VR (VCCSA)	samihan_mlb_skl	01/30/2015					
	9	9	CPU & CHIPSET: CPU Ground	samihan_mlb_skl	01/30/2015	69	81	DISPLAY: LCD Backlight Driver (LP8565)	samihan_mlb_skl	01/30/2015					
	10	10	CPU & CHIPSET: CPU Decoupling	samihan_mlb_skl	01/30/2015	70	82	DISPLAY: Backlight Driver 2	samihan_mlb_skl	01/30/2015					
	11	11	CPU & CHIPSET: Clocks/HDA/JTAG	samihan_mlb_skl	01/30/2015	71	84	PLATFORM POWER: FET-Controlled S0 and S4	samihan_mlb_skl	01/30/2015					
C	12	12	CPU & CHIPSET: PCH RTC/DMI/PM/CPU_Misc	samihan_mlb_skl	01/30/2015	72	85	PLATFORM POWER: Regulator Enables	samihan_mlb_skl	01/30/2015					
	13	13	CPU & CHIPSET: PCH PCI-E/USB	samihan_mlb_skl	01/30/2015	73	86	PLATFORM POWER: PM Power Good	samihan_mlb_skl	01/30/2015					
	14	14	CPU & CHIPSET: PCH GPIO/Misc	samihan_mlb_skl	01/30/2015	74	87	GFX: Emerald PCIe	samihan_mlb_skl	01/15/2015					
	15	15	CPU & CHIPSET: PCH Power/Decoupling	samihan_mlb_skl	01/30/2015	75	88	GFX: Emerald CORE/FB POWER	samihan_mlb_skl	01/15/2015					
	16	16	CPU & CHIPSET: PCH Grounds	samihan_mlb_skl	01/30/2015	76	90	GFX: Emerald FRAME BUFFER	mlb_hsw_em	12/19/2014					
	17	18	CPU & CHIPSET: XDP	samihan_mlb_skl	01/30/2015	77	92	GDDR5 Frame Buffer A	mlb_hsw_em	12/19/2014					
	18	19	CPU & CHIPSET: Chipset Support	samihan_mlb_skl	01/30/2015	78	93	GDDR5 Frame Buffer B	mlb_hsw_em	12/19/2014					
	19	20	CPU & CHIPSET: Project Chipset Support	samihan_mlb_skl	01/30/2015	79	96	GFX: Emerald IntDP/TBT DP	mlb_hsw_em	12/19/2014					
	20	22	DRAM: VREF/VTT EN	samihan_mlb_skl	01/30/2015	80	97	GFX: Emerald GPIOs,CLK,STRAPS	mlb_hsw_em	12/19/2014					
	21	23	DRAM: SO-DIMM Connector A Slot0	samihan_mlb_skl	01/30/2015	81	99	GFX: Emerald Gnds & Unused	mlb_hsw_em	12/19/2014					
	22	24	DRAM: SO-DIMM Connector A Slot1	samihan_mlb_skl	01/30/2015	82	101	GRAPHICS: GPU CORE VR	mlb_hsw_em	12/19/2014					
	23	25	DRAM: SO-DIMM CONNECTOR B SLOT0	samihan_mlb_skl	01/30/2015	83	102	GRAPHICS: GPU CORE VR (PHASES 1-3)	mlb_hsw_em	12/19/2014					
B	24	26	DRAM: SO-DIMM CONNECTOR B SLOT1	samihan_mlb_skl	01/30/2015	84	103	GRAPHICS: GPU CORE VR (PHASES 4-6)	samihan_mlb_skl	01/30/2015					
	25	27	DRAM: ALIASES AND BITSWAPS	samihan_mlb_skl	01/30/2015	85	104	GRAPHICS: GPU VDDQ VR	samihan_mlb_skl	01/30/2015					
	26	28	TBT/DP: Host (1 of 2)	samihan_mlb_skl	01/30/2015	86	105	GRAPHICS: GPU VDDCI VR	samihan_mlb_skl	01/30/2015					
	27	29	TBT/DP: Host (2 of 2)	samihan_mlb_skl	01/30/2015	87	106	GRAPHICS: GPU OV95 VR	samihan_mlb_skl	01/30/2015					
	28	30	Thunderbolt: Power Support	samihan_mlb_skl	01/15/2015	88	107	GRAPHICS: GPU IVO VR	samihan_mlb_skl	01/30/2015					
	29	32	TBT/DP: Connector A	samihan_mlb_skl	01/30/2015	89	109	Power Connectors/Aliases	samihan_mlb_skl	01/30/2015					
	30	33	TBT/DP: Connector B	samihan_mlb_skl	01/30/2015	90	110	Signal Aliases	samihan_mlb_skl	02/02/2015					
	31	34	TBT/DP: DDC Crossbar	samihan_mlb_skl	01/30/2015	91	111	Unused Signal Aliases	mlb_hsw_em	12/19/2014					
	32	35	WIRELESS: Airport/Bluetooth	samihan_mlb_skl	01/30/2015	92	112	J95 RULE DEFINITIONS	mlb_hsw_em	12/19/2014					
	33	37	SDD/HDD:SATA/SSD Connectors	samihan_mlb_skl	01/30/2015	93	113	J95 RULE DEFINITIONS	mlb_hsw_em	12/19/2014					
	34	38	HDD: SSD Temp Sense	samihan_mlb_skl	01/30/2015		114		mlb_hsw_em	12/19/2014					
	35	39	ETHERNET: PHY (CAESAR IV)	samihan_mlb_skl	01/30/2015		119		mlb_hsw_em	12/19/2014					
A	36	40	ETHERNET: Support & Connector	samihan_mlb_skl	01/30/2015		120		jerrychow_skl	12/12/2014					
	37	41	SD CARD: Connector	samihan_mlb_skl	01/30/2015				jerrychow_skl	12/12/2014					
	38	42	CAMERA: Controller	samihan_mlb_skl	01/30/2015				jerrychow_skl	12/12/2014					
	39	43	CAMERA: Controller Support	samihan_mlb_skl	01/30/2015				jerrychow_skl	12/12/2014					
	40	44	DISPLAY: Support	samihan_mlb_skl	01/30/2015				jerrychow_skl	12/12/2014					
	41	45	DISPLAY: MUXing	samihan_mlb_skl	01/30/2015										
	42	46	USB-A: EXTERNAL USB PORTS A & B	samihan_mlb_skl	01/30/2015										
	43	47	USB-A: EXTERNAL USB PORTS C & D	samihan_mlb_skl	01/30/2015										
	44	50	SMC: Controller	samihan_mlb_skl	01/30/2015										
	45	51	SMC: Controller Support	samihan_mlb_skl	01/30/2015										
	46	52	CPU & CHIPSET: SPI and Debug Connector	samihan_mlb_skl	01/30/2015										
	47	53	SMC: SMBus Connections	samihan_mlb_skl	01/30/2015										
48	54	SENSORS: I and V Sense	samihan_mlb_skl	01/30/2015											
49	55	SENSORS: I and V Sense(Continued)	samihan_mlb_skl	01/30/2015											
50	56	SENSORS: Temperature Sensors	samihan_mlb_skl	01/30/2015											
51	60	FAN: System Fan	samihan_mlb_skl	01/30/2015											
52	61	AUDIO: CODEC/REGULATORS	samihan_mlb_skl	01/30/2015											
53	62	AUDIO: HEADPHONE AMP	samihan_mlb_skl	01/30/2015											
54	63	AUDIO: LEFT SPKR AMP	samihan_mlb_skl	01/30/2015											
55	64	AUDIO: RIGHT SPKR AMP	samihan_mlb_skl	01/30/2015											
56	65	AUDIO: Jack, Mikey, CHS Switch	samihan_mlb_skl	01/30/2015											
57	66	Audio: Spkr/Mic Conn.	samihan_mlb_skl	01/30/2015											
58	67	AUDIO: Detects/Grounding	samihan_mlb_skl	01/30/2015											
59	68	AUDIO: Speaker ID	samihan_mlb_skl	01/30/2015											
60	69	PLATFORM POWER: Connectors / VReg G3Hot	samihan_mlb_skl	01/30/2015											
SCHEM,J95, mlb_skl_EM															
DRAWING TITLE SCHEM,MLB,SKYLAKE,EMERALD,J95															
												DRAWING NUMBER	051-00673	SIZE	D
												REVISION	0.24.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVE												BRANCH			
												PAGE	1 OF 121		
												SHEET	1 OF 93		


S5 Led




ALL_SYS_PWRGD Led




GPU GOOD Led




VIDEO ON Led




P1V0_S3_PWRGD Led




CPUVCC_S0_PWRGD Led



VCCIO_S0_PWRGD Led





MECHANICAL: Holes/PD parts

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-00673

REVISION

0.24.0

BRANCH

PAGE

4 OF 121

SHEET

4 OF 93

SIZE

D

SYNC_MASTER=J17_MAX

SYNC_DATE=02/11/2013

PAGE TITLE

8

7

6

5

4

3

2

1

D

C

B


A

D


C

B


A










Port D pins out of order
to match Intel symbol.



SYNC_MASTER=J78_MLB		SYNC_DATE=06/30/2014	
PAGE TITLE			
CPU & CHIPSET: CPU DMI/PEG/FDI/RSVD			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00673		D
	REVISION		
	0.24.0		
	BRANCH		
	PAGE		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		5 OF 121	
SHEET		5 OF 93	








CPU VCORE DECOUPLING

Intel Recommendation: 12x 22UF 0805 (top side cavity)
6x 22UF 0603 (top side cavity)
5x 22UF 0805 (top side outside cavity)

Apple Implementation:26x 22UF 0603

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.
BULK CAPS ON CPU VREG PAGE 71




ADDED CRITICAL PROPERTY TO CPU CORE DECOUPLING
DUE TO ACOUSTICS CONCERNS

CPU GT DECOUPLING

Intel Recommendation: 9x 47UF 0805 (top side cavity)
4x 47UF 0805 (top side outside cavity)

Apple Implementation: 30x 22uF 0603

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.




CPU VCCIO DECOUPLING

Intel Recommendation: 5x 22UF 0603 (top side cavity)
1x 22UF 0805 (top side cavity)

Apple Implementation:(following Intel recommendation w/ 0603)

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.




Memory (CPU VCCDDR) DECOUPLING

Intel Recommendation: 4x 22UF 0603 (top side outside cavity)

Apple Implementation: 9x 22UF 0603 (J78 carry over)

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.




CPU VCCSA / VCCST+VCCPLL DECOUPLING

Intel Recommendation: 2x 22UF 0603 near top side cavity


Apple Implementation: VCCST/VCCPLL: 1X 22UF 0603/2X 1UF 0402


Layout Note: These caps should be placed on top side cavity.




SYNC MASTER=J78 MLB		SYNC DATE=06/30/2014	
PAGE TITLE			
CPU & CHIPSET: CPU Decoupling			
 Apple Inc.		DRAWING NUMBER 051-00673	
		REVISION 0.24.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 10 OF 121 SHEET 10 OF 93	

A






SYNC_MASTER=T95_DEBORAH		SYNC_DATE=10/20/2014	
PAGE TITLE			
CPU & CHIPSET: PCH Power/Decoupling			
 Apple Inc.	DRAWING NUMBER 051-00673		SIZE D
	REVISION 0.24.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 15 OF 121	
		SHEET 15 OF 93	



Extra BPM Testpoints



CRB has no-stuff S3 pull-up on PREQ_L

PDG allows any value from 51 to 3K


=PPVCCIO_S0_CPU

=PP3V3_S5_ROM

Connect Hook2 to CFG<0>

and pull-up to S0

(as in CRB)



WF: SB DPDG says HOOK1 is BP_PWRGD_RST#

PCH SIGNALS

XDP SIGNALS

12	IN	PCH_PREQ_L	OMIT	R1890	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_PREQ_L	17
12	IN	PCH_PRDY_L	OMIT	R1893	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_PRDY_L	17
13	BI	PCH_SATAXPCE10_SATAGP0	OMIT	R1894	SHORT	1	2	PLACE_NEAR=U100.AT4.28mm	XDP_PCH_SATAXPCE10_SATAGP0	17
13	BI	PCH_SATAXPCE11_SATAGP1	OMIT	R1895	SHORT	1	2	PLACE_NEAR=U100.AT4.28mm	XDP_PCH_SATAXPCE11_SATAGP1	17
13	BI	PCH_SATAXPCE12_SATAGP2	OMIT	R1880	SHORT	1	2	PLACE_NEAR=U100.AT4.28mm	XDP_PCH_SATAXPCE12_SATAGP2	17
13	BI	PCH_SATAXPCE13_SATAGP3	OMIT	R1881	SHORT	1	2	PLACE_NEAR=U100.AT4.28mm	XDP_PCH_SATAXPCE13_SATAGP3	17
13	BI	PCH_SATAXPCE14_SATAGP4	OMIT	R1896	SHORT	1	2	PLACE_NEAR=U100.AT4.28mm	XDP_PCH_SATAXPCE14_SATAGP4	17
13	BI	PCH_SATAXPCE15_SATAGP5	OMIT	R1897	SHORT	1	2	PLACE_NEAR=U100.AT4.28mm	XDP_PCH_SATAXPCE15_SATAGP5	17
13	BI	PCH_SATAXPCE16_SATAGP6	OMIT	R1872	SHORT	1	2	PLACE_NEAR=U100.AT4.28mm	XDP_PCH_SATAXPCE16_SATAGP6	17
13	BI	PCH_SATAXPCE17_SATAGP7	OMIT	R1873	SHORT	1	2	PLACE_NEAR=U100.AT4.28mm	XDP_PCH_SATAXPCE17_SATAGP7	17
12	BI	XDP_PCH_OBSDATA_A2	OMIT	R1874	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_CPU_GP0	17
12	BI	PCH_DEVSLP0	OMIT	R1875	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_DEVSLP0	17
17	OUT	PCH_ITP_PMODE	OMIT	R1878	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_ITP_PMODE	17
17	OUT	PCH_DEVSLP1	OMIT	R1879	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_DEVSLP1	17
17	OUT	PCH_DEVSLP2	OMIT	R1882	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_DEVSLP2	17
17	OUT	XDP_PCH_OBSDATA_B2	OMIT	R1883	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_CPU_GP1	17
33	BI	PCH_SATALED_L	OMIT	R1886	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_SATALED_L	17
73	BI	PM_RSMRST_PCH_L	OMIT	R1887	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_RSMRST_L	17
44	BI	PM_SYSRST_L	OMIT	R1884	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_SYSRST_L	17
42	BI	USB_EXT_A_OC_L	OMIT	R1833	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_USB2_OC0_L	17
42	BI	USB_EXT_B_OC_L	OMIT	R1835	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_USB2_OC1_L	17
43	BI	USB_EXT_C_OC_L	OMIT	R1832	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_USB2_OC2_L	17
43	BI	USB_EXT_D_OC_L	OMIT	R1834	SHORT	1	2	PLACE_NEAR=U100.AT3.28mm	XDP_PCH_USB2_OC3_L	17

PCH/XDP Signal Isolation Notes:

R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).

Primary Micro2-XDP

NOTE: This is a MERGED XDP: = Primary XDP with CPU & PCH JTAGs in a Dual-Scan-Chain

NOTE: XDP_DBRESET_L pulled-up to 3.3V on PCH Support Page

NOTE: This is not the standard XDP pinout, there is a horizontal mirroring for use with 921-0133 Adapter Flex to support chipset debug.

ICT CPU & PCH JTAG Test-Points:

TP1840 = TMS
TP1841 = TDI
TP1842 = TDO
TP1843 = TCK0
(TP1844 = TCK1)
TP1845 = DAISY
TP1846 = DAISY_L
TP1847 = TRST_L

ICT CPU & PCH JTAG Daisy-Chain Support (S0):

To configure CPU and PCH JTAG in an ICT Daisy-Chain:
Drive ICT_JTAG_DAISY to 5V and drive ICT_JTAG_DAISY_L to Ground.

Secondary (PCH) Micro2-XDP

NOTE: This is not the standard XDP pinout, there is a horizontal mirroring for use with 921-0133 Adapter Flex to support chipset debug.

SYNC_MASTER=J95_ANDREW

SYNC_DATE=01/24/2015

PAGE TITLE

CPU & CHIPSET: XDP



Apple Inc.

DRAWING NUMBER
051-00673SIZE
DREVISION
0.24.0

BRANCH

PAGE
18 OF 121SHEET
17 OF 93

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

C

B

A


D

C


B

A


PCH Reset Button



RTC Power Sources





PCH RTC Crystal



PCH ME Disable Strap

PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting.



SYNC_MASTER=BRANCH_SYEDKAR		SYNC_DATE=09/10/2014		
PAGE TITLE				
CPU & CHIPSET: Chipset Support				
	Apple Inc.	DRAWING NUMBER	051-00673	SIZE
		REVISION	0.24.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		19 OF 121		
II NOT TO REPRODUCE OR COPY IT		SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		18 OF 93		
IV ALL RIGHTS RESERVED				

D

C

B

A





D

C


B

A


GPIO Glitch Prevention



Platform Reset Connections



TBT_LC can be on when S0 is off and vice-versa.
Isolation ensure no leakage to FR or PCH
U2060 Supports I/Os powered when VCC = 0V



SYNC_MASTER=J16_IG		SYNC_DATE=04/29/2013	
PAGE TITLE			
CPU & CHIPSET: Project Chipset Support			
 Apple Inc.		DRAWING NUMBER	051-00673
		REVISION	0.24.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	20 OF 121
		SHEET	19 OF 93

D

C

B


A

D

C

B

A

SYNC_MASTER=J78_DAVID		SYNC_DATE=03/10/2014	
PAGE TITLE			
DRAM: VREF/VTT EN			
 Apple Inc.	DRAWING NUMBER	051-00673	SIZE D
	REVISION	0.24.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	22 OF 121
		SHEET	20 OF 93

Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A

- =PPVDDQ_S3_MEM_A

- =PPDDRVTT_S0_MEM_A

- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:



- =I2C_SODIMMA_SCL

- =I2C_SODIMMA_SDA

BOM options provided by this page:


(NONE)

21 20 PPVREF_S3_MEM_VREFDQ_A




DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)


89 22 21 =PPVDDQ_S3_MEM_A



89 22 21 =PP3V3_S0_MEM_A_SPD




89 22 21 =PPDDRVTT_S0_MEM_A




J2400

F-ANG-SM-1
SYM 1 OF 2



P/N: 516S1019



SYNC_MASTER=J78_RAT

SYNC_DATE=10/30/2013

DRAM: SO-DIMM Connector A Slot1

 Apple Inc.

DRAWING NUMBER
051-00673

REVISION
0.24.0

BRANCH

PAGE
24 OF 121

SHEET
22 OF 93

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

D

C

B


A


D

C




B

A





1.05V TBT "CIO" Switch
Internal switch not functional on RR.



8		7		6		5		4		3		2		1		
D	Page Notes Power aliases required by this page: =PPVIN_SW_TBTBST (8-13V Boost Input) =PP15V_TBT_REG (15V Boost Output) =PP3V3_TBT_P3V3TBTFFET (3.3V FET Input) =PP3V3_TBT_FET (3.3V FET Output) =PP3V3_S0_TBTPOWERCTL =PP1V05_TBT_P1V05TBTFFET (1.05V FET Input) =PP1V05_TBT_FET (1.05V FET Output) Signal aliases required by this page: =TBT_CLKREQ_L =TBT_RESET_L BOM options provided by this page: TBTBST:Y - Stuffs 15V boost circuitry.															D
C														C		
B														B		
A														A		
8		7		6		5		4		3		2		1		

SYNC_MASTER=J78_JERRY

SYNC_DATE=10/09/2013

PAGE TITLE

Thunderbolt: Power Support

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-00673

REVISION

0.24.0

BRANCH

PAGE

30 OF 121

SHEET

28 OF 93

SIZE

D

D

C

B


A

D

C

B

A



SYNC MASTER=BRANCH JERRYCHOW		SYNC DATE=09/10/2014	
PAGE TITLE			
TBT/DP: Connector B			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-00673	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		0.24.0	
		BRANCH	
		PAGE	33 OF 121
		SHEET	30 OF 93

D

C

B

A


D

C

B


A

Dual-Port Host DDC Crossbar



SAI/SBI =	0	1
OUTA0 =	INB	INA
OUTB0 =	INA	INB



NOTE: CABLE ADAPTERS ARE REQUIRED TO HAVE 2.2K INTERNAL PULL-UPS.



SYNC_MASTER=BRANCH JERRYCHOW		SYNC_DATE=11/05/2014	
PAGE TITLE			
TBT/DP: DDC Crossbar			
 Apple Inc.	DRAWING NUMBER 051-00673		SIZE D
	REVISION 0.24.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 34 OF 121	
		SHEET 31 OF 93	


AP & BT Load Switch	
SWITCH	TPS22924B
CHANNEL	N-TYPE
RDS(ON)	18.4 MOHM @3.3V
LOADING	2 A (SDP)

AIRPORT
BLUETOOTH







SYNC_MASTER=J16 IG		SYNC_DATE=04/29/2013	
PAGE TITLE			
WIRELESS: Airport/Bluetooth			
	Apple Inc.	DRAWING NUMBER	051-00673
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	0.24.0
		BRANCH	
		PAGE	35 OF 121
		SHEET	32 OF 93



CAESAR IV 1.2V INT.VR CMPTS




CAESAR IV WAKE# ISOLATION




SYNC MASTER=J16 IG		SYNC DATE=12/07/2012	
PAGE TITLE			
ETHERNET: Support & Connector			
 Apple Inc.		DRAWING NUMBER	051-00673
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	0.24.0
		BRANCH	
		PAGE	40 OF 121
		SHEET	36 OF 93



SD CARD CONNECTOR



SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.




SYNC MASTER=J16 IG		SYNC DATE=04/29/2013	
PAGE TITLE			
SD CARD: Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00673		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		0.24.0	
BRANCH			
PAGE		41 OF 121	
SHEET		37 OF 93	

D




SYNC MASTER=J78 NAT		SYNC DATE=11/05/2013	
PAGE TITLE			
CAMERA: Controller			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-00673	D
		REVISION	0.24.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 42 OF 121	
		SHEET 38 OF 93	


Camera Processor Reset




Camera Processor ExtBoot Cntl




PP1V2 S0 CAMERA VREG





SYNC MASTER=J78 NAT		SYNC DATE=11/05/2013	
PAGE TITLE			
CAMERA: Controller Support			
 Apple Inc.		DRAWING NUMBER	
		051-00673	
		SIZE	
		REVISION	
		0.24.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		43 OF 121	
		SHEET	
		39 OF 93	





SYNC_MASTER=J16_IG		SYNC_DATE=04/29/2013	
PAGE TITLE			
USB-A: EXTERNAL USB PORTS C & D			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00673		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	0.24.0		
	BRANCH		
	PAGE		
	47 OF 121		
	SHEET		
	43 OF 93		

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SYNC MASTER=BRANCH JERRYCHOW		SYNC DATE=11/06/2014	
PAGE TITLE			
SMC: Controller			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00673		D
	REVISION		
			0.24.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		50 OF 121	
SHEET		44 OF 93	

D

C

B

A


D

C

B

A

SMC Supervisor and AVREF Supply



Note: IPU are pulled to VIN rail

ADC Channel Aliases

SMC_ADC0	VSNS P12VG3H	VD2R
SMC_ADC1	VSNS P12VQ3H	ID2R
SMC_ADC2	VSNS P12VS0 CPUCORE	VD20
SMC_ADC3	VSNS P12VS0 CPUCORE	ID20
SMC_ADC4	VSNS CPUVCC	VC0C
SMC_ADC5	VSNS CPUVCC	IC0C
SMC_ADC6	VSNS CPUVCC GT	VC0G
SMC_ADC7	VSNS CPUVCC GT	IC0G
SMC_ADC8	VSNS CPUVCC IO	IC0I
SMC_ADC9	VSNS P1V3S50	IC0M
SMC_ADC10	VSNS CPUVCC SA	IC0S
SMC_ADC11	VSNS P12VS0 FBVDDQ	IG1F
SMC_ADC12	VSNS GPUCORE ALT	VG0C
SMC_ADC13	VSNS GPUCORE ALT	IG0C
SMC_ADC14	VSNS GPU VDDCI	VG0I
SMC_ADC15	VSNS GPU VDDCI	IG0I
SMC_ADC16	VSNS P12VS0 GPU AUX	IG1A
SMC_ADC17	VSNS P12VS0 GPUCORE	IG1C
SMC_ADC18	VSNS P12VS0 HDD	IH02
SMC_ADC19	VSNS HDDS0	IH05
SMC_ADC20	VSNS SSD S4	VH1R
SMC_ADC21	VSNS SSD S4	IH1R
SMC_ADC22	VSNS VDDQ3 DDR	VM0R
SMC_ADC23	VSNS VDDQ3 DDR	IM0R


Project-specific Aliases

SMC_PN5	ACDC BURST EN L	VD2R
SMC_PJ3	SMC OOB2 R2D L	ID2R
SMC_PJ2	SMC OOB2 D2R L	VD20
SMC_PP0	SMC ACDC ID	ID20
SMC_PH2	SMC ASSERT RTCRST	VC0C
SMC_PL6	SMC WIT1 PWR EN	IC0C
SMC_PN3	TCON BLC EN (LED-4)	VC0G
SMC_PH7	GPX OK L (LED-3)	IC0G
SMC_PN7	DP LINK OK (LED-3)	IC0I

Unused Project-specific


SMC_PP0	NC SMC PP0	
SMC_PP1	NC SMC PP1	
SMC_PP2	NC SMC PP2	
SMC_PP3	NC SMC PP3	
SMC_PL7	SMC BT PWR EN (J95 new)	
SMC_PP4	NC SMC S4 WAKESRC EN	
SMC_PP5	NC SMC PP5	
SMC_PP6	NC SMC PP6	
SMC_PP7	NC SMC PP7	
SMC_DP_HPD_L	NC SMC DP HPD L	
SMC_PME_S4_DARK_L	NC SMC PME S4 DARK L	
SMC_PC4	NC SMC S5 PWRGD VIN	
SMC_PQ3	NC G3 POWERON L	
SMC_PN6	NC SMC G3 WAKESRC EN	
SMBUS_SMC_4_ASF_SCL	NC SMBUS_SMC_4_ASF_SCL	
SMBUS_SMC_4_ASF_SDA	NC SMBUS_SMC_4_ASF_SDA	
SMBUS_SMC_5_G3H_SCL	NC SMBUS_SMC_5_G3H_SCL	
SMBUS_SMC_5_G3H_SDA	NC SMBUS_SMC_5_G3H_SDA	
SMC_OOB1_R2D_L	NC SMC_OOB1_R2D_L	
SMC_BATLOW_L	NC SMC_SMC_BATLOW_L	
SMC_PH3	NC SMC_PH3	

Platform Thermal Control




PROCHOT Support

SMC Controlled RTC Reset




PECI Support


Level-shifter that allows SMC to drive PEGI
Place this circuit near the Tee point to minimize reflections




Power Button




Comparator VRef




AC/DC Burst Mode Enable




SMC 32KHz Clock




SMC Crystal






Arch Pull Up/Down




Serial/JTAG Interface Pull-ups



SYNC_MASTER=BRANCH JERRYCHOW		SYNC_DATE=11/06/2014	
PAGE TITLE			
SMC: Controller Support		DRAWING NUMBER	051-00673
Apple Inc.		REVISION	0.24.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	51 OF 121
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	45 OF 93
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNCH MASTER=J17 TONY		SYNCH DATE=03/13/2013	
PAGE TITLE			
CPU & CHIPSET: SPI and Debug Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-00673	D
		REVISION	
		0.24.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		52 OF 121	
		SHEET	
		46 OF 93	




D

C

B


A

12V G3H (VD2R:ADC0/ID2R:ADC1)




PP12V_S0_GPU (VG1C=VD20, IG1C:ADC17)

GPU highside sense for GPU Core Regulator




GPU AUX RAILS (VG1A=VD20, IG1A:ADC16)

GPU highside sense for GPU 0.9V & 1.8V VR




PP12V_S0_CPU (VD20:ADC2 /ID20:ADC3)

CPU highside sense for CPU Core Regulator




GPU Core - Alt (VG0C:ADC12/IG0C:ADC13)

Alternate low side V-sense and IMON amp




GPU FB (VG1F=VD20, IG1F:ADC11)


GPU highside sense for GPU Frame Buffer 1.5V VDDQ Regulator




CPU VCCIO (VC0I=tbdb, IC0I:ADC8)




CPU Core (VC0C:ADC4/IC0C:ADC5)



CPU Core GT (VC0G:ADC6/IC0G:ADC7)



CPU Core VCC_SA (VC0S=1.05V, IC0S:ADC10)



SYNC MASTER=BRANCH JERRYCHOW		SYNC DATE=09/10/2014	
PAGE TITLE			
SENSORS: I and V		Sense	
 Apple Inc.		DRAWING NUMBER	051-00673
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	0.24.0
		BRANCH	
		PAGE	54 OF 121
		SHEET	48 OF 93

D

C


B

A


D

VDDQ S3 (VCOM=VM0R, IC0M:ADC9)

VDDQ lowside sense for SO-DIMM modules




GPU_VDDCI S0 (VG0I:ADC14 /IG0I: ADC15)



C


VDDQ S3 (VM0R:ADC22/ IM0R:ADC23)

VDDQ lowside sense for SO-DIMM modules



HDD S0 (VH05=5V, IH05:ADC19)

I/V-sense for HDD 5V




B

SSD S4 (VR1R:ADC20 / IH1R:ADC21)


I-SENSE FOR SSD / V-SENSE FOR PPSSD_S4)

PPVSSD_S4_REG_SNS




PP12V_S0_HDD (VH02=VD20, IH02:ADC18)

HDD 12V CURRENT SENSE






A





PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13280304	2	CAP, 0.22UF, 201	C5525,C5526	SSD:Y
11780201	2	RES, 0 OHM, 201	C5525,C5526	SSD:N

SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=09/10/2014	
PAGE TITLE			
SENSORS: I and V Sense(Continued)			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-00673	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	0.24.0
		BRANCH	
		PAGE	55 OF 121
SHEET	49 OF 93		

D




NEED TO FIND LOCATION







TEMP SENSOR T2 EMC1428: NEAR GPU VR

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode



EMC1428-7: 6.8K PULL UP: I2C ADDRESS: WRITE: 0x92, READ: 0x93

Temperature Sensor T1 EMC1414: Near PSU Conn



Note:

Internal sensor of the EMC 1414
will be used as MLB sensor.
MLB PROX 0 (Tm0p)

Be sure these caps are OK with U5600 vendor!

PLACEMENT NOTE=PLACE U5600 NEAR PSU CONNECTOR

D

C

B

A

SYNC_MASTER=BRANCH JERRYCHOW		SYNC_DATE=09/10/2014	
PAGE TITLE			
SENSORS: Temperature Sensors			
 Apple Inc.		DRAWING NUMBER	
		051-00673	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		0.24.0	
		BRANCH	
		PAGE	
		56 OF 121	
		SHEET	
		50 OF 93	

D

C

B

A

D

C

B

A


SMC Fan 0 (System)

Note:

The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q6010 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q6010 is at common and the SMC sinks current when Q6010 is on.


This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.

Otherwise, this is simply a pass-FET.
See RADAR: 10565825- D7: Need scematic and PCB file of fan(All Vendors).




Add C6020 1000pF Cap, Change R6020 to 47K -- Radar 11661918 D8 Protol Fan Tach instability.






SMC Fan 1 (Unused)



SYNC MASTER=J16 IG		SYNC DATE=04/29/2013	
PAGE TITLE			
FAN: System Fan			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00673		D
	REVISION		
	0.24.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: 1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE 2 NOT TO REPRODUCE OR COPY IT 3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART 4 ALL RIGHTS RESERVED			
BRANCH		PAGE	
		60 OF 121	
SHEET		51 OF 93	





SYNC_MASTER=J17 DIRK		SYNC_DATE=03/07/2013	
PAGE TITLE			
AUDIO: CODEC/REGULATORS			
 Apple Inc.		DRAWING NUMBER	051-00673
		REVISION	0.24.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	61 OF 121
		SHEET	52 OF 93



SYNC MASTER=J78 DAVID		SYNC DATE=11/18/2013	
PAGE TITLE			
AUDIO: HEADPHONE AMP			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00673		D
	REVISION		
			0.24.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IF NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		62 OF 121	
		SHEET	
		53 OF 93	

LEFT CH SPEAKER AMP
APPLE P/N 353S3163


SPEAKER AMP GAIN = +12 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HPF, WOOFERS = ~4 HZ (1.0 UF)



EDGE RATE CONTROL
ON 0 OHM NOSTUFF
OFF NOSTUFF 0 OHM

AUD RAMP MONO NET:
HIGH = MONO OPERATION
LOW = STEREO OPERATION


GAIN R6306 R6307
+9 DB NOSTUFF 0 OHM
+12 DB NOSTUFF 47 KOHM
+15 DB NOSTUFF NOSTUFF
+18 DB 47 KOHM NOSTUFF
+24 DB 0 OHM NOSTUFF




SYNC MASTER=J78 DAVID		SYNC DATE=11/18/2013	
PAGE TITLE			
AUDIO: LEFT SPKR AMP			
 Apple Inc.		DRAWING NUMBER	051-00673
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	0.24.0
		BRANCH	
		PAGE	63 OF 121
		SHEET	54 OF 93


RIGHT CH SPEAKER AMP
APPLE P/N 353S3163

SPEAKER AMP GAIN = +12 DB
SPEAKER AMP RIN = 40K NOMINAL
FC_HPF, TWEETERS = ~847 HZ (4700 PF)
FC_HPF, WOOFERS = ~4 HZ (1.0 UF)







IPHS HS Detect Debounce CKT



Target Display Mode Detect



TBT/DP Audio Enable



8		7		6	
CODEC OUTPUT SIGNAL PATHS					
FUNCTION	VOLUME/MUTE	CONVERTER	PIN COMPLEX	MAC SHDN	WIN SHDN
HP/LINE OUT	0X03 (3)	0X03 (3)	0X0A (10,D)	GPIO_2	GPIO_2
PRIMARY SPKRS (WFR)	0X04 (4)	0X04 (4)	0X0B (11)	MICBIAS	GPIO_3
SECONDARY SPKRS (TWT)	0X03 (3)	0X03 (3)	0X0A (10,V24)	MICBIAS	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	N/A
					0X0A (DET D)
					N/A
					N/A
					0X0D (DET B)

CODEC INPUT SIGNAL PATHS				
FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT
SPDIF IN	0X07 (7)	0x0F (15)	N/A	0X09 (DET A)
INTERNAL MIC ARRAY	0X05 (5)	0X05 (10, LEFT & RIGHT)	N/A	N/A
EXTERNAL MIC	0X06 (6)	0X0D (13, V22, B, LEFT)	Lynx POINT GPIO 16	Lynx POINT GPIO 5 (RCVR INT) Lynx POINT GPIO 3 (PERIPH DET)

OTHER DETECT					
FUNCTION	CONVERTER	PIN COMPLEX	ENABLE/CONTROL	DET ASSIGNMENT	
MULTIPLE SPKR VENDORS	N/A	N/A	N/A	0x0C (DET C)	


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
AUDIO	*	0.1 MM	?
SFKBOUT	*	0.2 MM	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
SPKROUTDIFF	*	SPKROUTDIFF

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
A0D10G1FF	*	Y	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM
SPE30G7D1FF	*	Y	0.6 MM	0.25 MM	10 MM	0.2 MM	0.2 MM

[illegible]

CIRCUIT THEORY OF OPERATION AVAILABLE IN <RDAR://PROBLEM/9776522>



SYNC MASTER=J78 DAVID		SYNC DATE=11/21/2013	
PAGE TITLE			
AUDIO: Speaker ID			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00673		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	0.24.0		
	BRANCH		
	PAGE		
			68 OF 121
SHEET			
			59 OF 93

D

C

B



A

D

C


B

A




3.425V "G3Hot" Regulator

Max avg current: 0.04 A (BUDGET)
Max peak current: 0.10 A (BUDGET)



SYNC_MASTER=BRANCH HCHENG		SYNC_DATE=10/29/2014	
PAGE TITLE			
PLATFORM POWER: Connectors / VReg G3Hot			
 Apple Inc.	DRAWING NUMBER 051-00673		SIZE D
	REVISION 0.24.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 69 OF 121	
		SHEET 60 OF 93	



D

C

R

Δ



C

B


^

DRAWING: _____		LAST MODIFIED=Thu Feb 12 14:48:21 2015	
SYNC MASTER=J95 HARPER		SYNC DATE=02/11/2015	
PAGE TITLE			
CPU & CHIPSET: CPU CORE VR (VCCGT)			
 Apple Inc.		DRAWING NUMBER	051-00673
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	0.24.0
		BRANCH	
		PAGE	72 OF 121
		SHEET	63 OF 93

VDDQ (1.35V) S3 REGULATOR


EDC = 20A

TDC = 14A



SYNC_MASTER=BRANCH_HCHENG		SYNC_DATE=10/29/2014	
PAGE TITLE			
CPU & CHIPSET: CPU VDDQ VR			
 Apple Inc.	DRAWING NUMBER 051-00673		SIZE D
	REVISION 0.24.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE 73 OF 121	
		SHEET 64 OF 93	

EDC = 5.5A
TDC = 5.5A



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
12880358	2	CAP, 470uF, 0.0060HM, 2V, D2	C7540, C7541	VR_BULKCAP:CURRENT
12880381	2	CAP, 470uF, 0.00450HM, 2.5V, SM	C7540, C7541	VR_BULKCAP:FUTURE

DRAWING _____		LAST MODIFIED=Thu Feb 12 14:48:22 2015	
SYNCH MASTER=378_MLB		SYNCH DATE=08/02/2014	
PAGE TITLE			
CPU & CHIPSET: CPU VCCIO VR			
	Apple Inc.		
	DRAWING NUMBER 051-00673		SIZE D
	REVISION 0.24.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 75 OF 121	
		SHEET 65 OF 93	

3.3V S5 Regulator

EDC = 12.46A

TDC = 9.4A

5V S4 Regulator

EDC = 6.5A

TDC = 5.9A


3V3 S5 FET NON SSD

SYNC_MASTER=J95_HARPER		SYNC_DATE=02/11/2015	
PAGE TITLE			
PLATFORM POWER: 3.3V S5/5V S4 VR			
	Apple Inc.	DRAWING NUMBER	051-00673
		REVISION	0.24.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		76 OF 121	
		SHEET	
		66 OF 93	


CPU VCCSA Regulator

EDC = 11.1A

TDC = 10A



DRAWING		LAST MODIFIED=Thu Feb 12 14:48:22 2015	
SYNC MASTER=J95 HARPER		SYNC DATE=02/11/2015	
PAGE TITLE			
CPU & CHIPSET: CPU CORE VR (VCCSA)			
 Apple Inc.		DRAWING NUMBER	051-00673
		REVISION	0.24.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	78 OF 121
		SHEET	68 OF 93





PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S1078	138S0810		CR106, CR108	BLC OUTPUT CAPS
371S0748	371S0731		D8103	INPUT DIODE
371S0782	371S0783		D8101	OUTPUT DIODE
376S0845	376S1067		Q8119	POWERLINE FET
376S1204	376S1106		Q8111 TO Q8119	LED SINK FET
740S0145	740S0146		F8100	FUSE FOR BLC
107S0359	107S0229		R8102	BOOST SENSE RESISTOR


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1668	1	IND, PWR, 33UH, 20%, 10A, 35MORM	L8100	CRITICAL	
353S00079	1	IC, LP8565A13, LED BACKLIGHT CTRL, 7X1 QFN56	U8100	CRITICAL	
126-0190	2	BOOST POLYMER OUTPUT CAP	C8109, C8118	CRITICAL	


SYNC MASTER=MLB CTO		SYNC DATE=05/14/2014	
PAGE TITLE			
DISPLAY: LCD Backlight Driver (LP8565)			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00673		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		0.24.0
	BRANCH		
	PAGE		
	81 OF 121		
SHEET			69 OF 93

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1256	376S1073		ALL	Short Protection FET
155S0831	155S0797		ALL	FB8201 TO FB8211




SYNC MASTER=MLB CTO		SYNC DATE=05/14/2014	
PAGE TITLE			
DISPLAY: Backlight Driver 2			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00673		D
	REVISION		
		0.24.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		82 OF 121	
		SHEET	
		70 OF 93	




SYNC_MASTER=J17_MAX		SYNC_DATE=02/11/2013		
PAGE TITLE				
PLATFORM POWER: FET-Controlled S0 and S4				
 Apple Inc.		DRAWING NUMBER	051-00673	D
		REVISION	0.24.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		
		PAGE	84 OF 121	
		SHEET	71 OF 93	


S5 Enable




S4 Enables




S4 USB Enable




S4 TBT S4 Port Enable




S3 ENABLE




S0 Enables



S0 GPU SEQUENCING



S0 CPU Sequencing



Power Sequencing requirements

System:

1. 12V_ACDC -> 3V42G3H -> 12V_S5/12V_S5_SSD -> 3V3_S5 -> 1V0_S5 -> 5V_S4/3V3_S4 -> 1V0_S3

Intel CPU:

2. 1V0_S3 -> VDDQ_S3 -> 12V_S0 -> 5V_S0 -> 3V3_S0 -> GPU Rails -> VCCIO_S0-> VCC_CPU_S0 (VCCGT & VCCSA)


AMD GPU:

3. 3V3_S0 -> 0V95 -> 1V8 (VDD_CT) -> GPUCORE (VDDC) -> VDDCI -> FBVDDQ

SYNC MASTER=J78 KENNY		SYNC DATE=12/18/2013	
PAGE TITLE			
PLATFORM POWER: Regulator Enables			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00673		D
	REVISION		
			0.24.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IF NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		85 OF 121	
		SHEET	
		72 OF 93	

ALL_SYS_PWRGD,PCH_PWROK & SYS_PWROK Generation

PCH Power Goods




Resume Reset

Intel Doc# 29517 Maho Bay PDG, Section 22.13
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:
THE IMAC J78 DESIGNS DOES NOT SUPPORT DEEP SX MODES SO BOTH DPWROK AND RSMRST# signals are shorted together

Requirements:
Power on:
Asserted at least 10 ms after all suspend well power is valid
Power off or loss of AC:
Transition to 0.0V or less before VccSUS3_3 drops to 2.90 V
to allow PCH to switch suspend well to battery without excessive loading

Method:
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM_DSW_PWRGD.
RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.



SYNC_MASTER=J78 KENNY		SYNC_DATE=10/09/2013	
PAGE TITLE			
PLATFORM POWER: PM Power Good			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00673		D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		0.24.0
	BRANCH		
	PAGE		86 OF 121
	SHEET		73 OF 93

Page Notes

Power aliases required by this page

- *??7712_0FO_VCO12

Signal aliases required by this page:


(1992).

DOI options provided by this page






(1982)

POLARITY SWAPS INTENDED ON LANES, SEE NOTES AT DIFF PAIRS.
ALL LANES ARE ALSO REVERSED, SEE ALIASES ON CSA 112

ALL LANES ARE REVERSED (SEE ALIASES ON CSA 112), SEE DIFF PAIRS FOR POLARITY SWAP INFO



ALL LANES ARE REVERSED (SEE ALIASES ON CSA 112), SEE DIFF PAIRS FOR POLARITY SWAP INFO



SYNC MASTER=J95 SYNC DATE=08/26/2013

PAGE TITLE



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.

THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-0067

REVISION

0.24.

BRANCH

1. *Journal of the American Medical Association*, 2000; 283: 2689-2696.

PAGE 07 OF 1

8 / OF 1

8

7

6




5

4

3

2

1



Page Notes

Power aliases required by this page:


- `wpconfig_get`
- `wpconfig_get`
- `wpconfig_get_password`


Signal aliases required by this page:


(NONE)


ROM options provided by this page:

(NONE)

SYNC MASTER=J94		SYNC DATE=08/26/2013	
PAGE TITLE			
GFX: Emerald CORE/FB POWER			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00673		D
	REVISION		
	0.24.0		
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		88 OF 121	
SHEET		75 OF 93	







Page Notes

Power aliases required by this page:
- *PP1V35_S0_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

ROM options provided by this page:
(NONE)

SYNC_MASTER=BRANCH_FIYIN		SYNC_DATE=09/18/2014	
PAGE TITLE			
GDDR5 Frame Buffer B		DRAWING NUMBER	051-00673
 Apple Inc.		REVISION	0.24.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	93 OF 121
		SHEET	
		78 OF 93	

D

C

B


A

D

C

B

A



Page Notes

Power aliases required by this page:


+ VDDP1_DP1_DP0_1200 + VDDP0_DP1_DP0_1200
+ VDDP1_DP1_DP0_1200 + VDDP0_DP1_DP0_1200
+ VDDP1_DP1_DP0_1200 + VDDP0_DP1_DP0_1200
+ VDDP1_DP1_DP0_1200 + VDDP0_DP1_DP0_1200

Signal aliases required by this page:

(NONE)


SW options provided by this page:


+ 211100
+ 211100



SYNC_MASTER=J94		SYNC_DATE=08/26/2013	
PAGE TITLE			
GFX: Emerald IntDP/TBT DP			
	DRAWING NUMBER		SIZE
	051-00673		D
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		0.24.0	
		BRANCH	
		PAGE	
		96 OF 121	
		SHEET	
		79 OF 93	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED






O/P= PPGPUCORE_S0_REG

```

GPUCORE
VOUT    =  VCORE
PEAK    =  195A
AVG      =  154A

```



D

C

B


A

D


C


B


A



DRAWING		LAST MODIFIED=Thu Feb 12 14:48:25 2015	
SYNC MASTER=J78 NAT		SYNC DATE=02/13/2014	
PAGE TITLE			
GRAPHICS: GPU CORE VR (PHASES 1-3)			
 Apple Inc. ®	DRAWING NUMBER		SIZE
	051-00673		D
	REVISION		
	0.24.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		102 OF 121	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		83 OF 93	
IV ALL RIGHTS RESERVED			







NEPTUNE			AMETHYST		
VID 1	VID 0	GPU VDDCI	VID 1	VID 0	GPU VDDCI
DEFAULT ->	1	1	0.850 V	DEFAULT ->	1
	1	0	1.000 V		1
					0.900 V
					1.000 V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
11480363	1	RES,31.6K,0402	RA574	GPU_Emerald
11680068	2	RES,1.2K,0402	RA570,RA571	GPU_Emerald
11480378	1	RES,45.3K,0402	RA575	GPU_Emerald
11480363	1	RES,31.6K,0402	RA574	GPU_Neptune
11480231	2	RES,1.4K,0402	RA570,RA571	GPU_Neptune
11480347	1	RES,22.1K,0402	RA575	GPU_Neptune
11480373	1	RES,40.2K,0402	RA574	GPU_AmethystP_XTA
11480228	2	RES,1.3K,0402	RA570,RA571	GPU_AmethystP_XTA
11480347	1	RES,22.1K,0402	RA575	GPU_AmethystP_XTA
11480382	1	RES,48.7K,0402	RA574	GPU_AmethystP_PROA
11480228	2	RES,1.3K,0402	RA570,RA571	GPU_AmethystP_PROA
11480347	1	RES,22.1K,0402	RA575	GPU_AmethystP_PROA

SYNC_MASTER=hcheng_j95

SYNC_DATE=02/10/2015

PAGE TITLE

GRAPHICS: GPU VDDCI VR

 Apple Inc.

DRAWING NUMBER

051-00673

REVISION

0.24.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH


PAGE

105 OF 121

SHEET

86 OF 93

Max avg current: 4.3 A
Max peak current: 4.5 A
Switching freq: 300 kHz



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0358	2	CAP, 470uF, 0.0060HM, 2V, D2	CA640, CA641	VR_BULKCAP:CURRENT
128S0381	2	CAP, 470uF, 0.00450HM, 2.5V, SM	CA640, CA641	VR_BULKCAP:FUTURE

DRAWING		LAST MODIFIED=Thu Feb 12 14:48:26 2015	
SYNC MASTER=J78_MLB		SYNC_DATE=08/02/2014	
PAGE TITLE			
GRAPHICS: GPU 0V95 VR			
 Apple Inc.		DRAWING NUMBER	
		051-00673	
		SIZE	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		0.24.0	
		BRANCH	
		PAGE	
		106 OF 121	
		SHEET	
		87 OF 93	

PEG aliases

74	<u>P_EG_D2R_N<0..15></u>	MAKE_BASE=TRUE	=P_EG_D2R_N<15..0>	5
74	<u>P_EG_D2R_P<0..15></u>	MAKE_BASE=TRUE	=P_EG_D2R_P<15..0>	5
74	<u>P_EG_R2D_C_N<0..15></u>	MAKE_BASE=TRUE	=P_EG_R2D_C_N<15..0>	5
74	<u>P_EG_R2D_C_P<0..15></u>	MAKE_BASE=TRUE	=P_EG_R2D_C_P<15..0>	5

GPU ALIASES

80	74	GPU_RESET_L	—	TP GPU_RESET_L	19
		MAKE_BASE=TRUE	—		
82	VR GPU_RESET_L	—	TP VR GPU_RESET_L	19	
		MAKE BASE=TRUE	—		

GPU VDDCI PGOOD

```
72 TP PM EN REG GPU VDDCI S0      — PM EN REG GPU VDDCI S0      86
                                     — MAKE BASE=TRUE
```